Abstract. As FPGAs get more competitive, synthesizable processor cores become an attractive choice for embedded computing. Currently popular commercial processor cores do not fully exploit current FPGA architectures. In this paper, we propose general design principles to increase instruction throughput on FPGA-based processor cores: first, superpipelining enables higher-frequency system clocks, and second, predicated instructions circumvent costly pipeline stalls due to branches. To evaluate their effects, we develop Tinuso, a processor architecture optimized for FPGA implementation. We demonstrate through the use of micro-benchmarks that our principles guide the design of a processor core that improves performance by an average of 38% over a similar Xilinx MicroBlaze configuration.
Introduction
FPGA power efficiency and logic capacity continue to increase. For example, compared to the previous FPGA generation, Xilinx's Virtex 6 series significantly increases capacity while reducing power consumption by 50%. As such high performance FPGAs penetrate the market, synthesizable processor cores become an increasingly attractive choice for embedded computing. Currently popular commercial processor cores do not fully exploit current FPGA architectures. For example, neither Xilinx MicroBlaze nor Altera Nios II make use of pipelined memory resources provided by current state-of-the-art FPGAs. In this paper, we propose design principles that can increase instruction throughput on FPGAbased processor cores. We show how our principles lead to efficient designs for modern FPGA architectures. Finally, we evaluate an instance of a processor core based on our principles, showing that it performs significantly better than existing cores.
FPGAs typically consist of an array of configurable logic blocks, CLBs. A CLB contains small lookup tables, LUT, and successive configurable flip-flops.
Pipelining breaks the critical path into several similar-sized blocks of combinatorial logic that communicate via the pipeline register (flip-flop) joining each stage to the next in the critical execution path. Such an organization is relatively inexpensive in FPGAs [6] , and thus we explore superpipelining, i.e., aggressive pipelining (longer pipelines composed of many smaller stages operated at higher clock frequencies) as a primary design technique for future FPGA-based processor cores. The performance of a superpipelined processor heavily depends on the efficiency with which branch instructions are implemented. To address this, we propose a second design principle: the use of predicated instructions to reduce the frequency of branch instructions (and thus the cumulative penalties of their stalls). This will improve performance in many common cases even if aggressive branch prediction is used.
Out-of-order execution and superscalar execution have proved effective at extracting instruction-level parallelism. Dynamic scheduling with register renaming effectively reduces data hazards, but it comes at the cost of complex hardware structures that do not perform well on FPGA architectures [7, 10] . In contrast, a simple, in-order, single-issue pipeline that is fully exposed to software gives the compiler sufficient control to eliminate many hazards, yielding a more lightweight (and thus more easily verified) hardware design.
We apply these principles when designing Tinuso, a processor architecture optimized for FPGA implementation. Our current VHDL implementation is operating at up to 376 MHz on current FPGAs, Tinuso's deep pipeline and predicated instructions effectively circumvent costly pipeline stalls to deliver consistently good performance.
We make the following contributions:
-We propose a set of design principles for future synthesizable processor cores.
-We apply these principles in turn to a processor architecture, Tinuso , and evaluate their impact. -We demonstrate that Tinuso enables high clock frequencies and can achieve higher instruction throughput than conventional approaches in which branches cause pipeline stalls, such as LatticeMico32. -We evaluate Tinuso 's performance by running a set of numerical and searchbased micro-benchmarks, realizing an average performance improvement of 38% over a similar Xilinx MicroBlaze configuration.
Related Work
Major FPGA vendors such as Xilinx, Altera and Lattice Semiconductors offer processor cores optimized for their technologies. These cores are highly configurable and come with a large number of peripherals and rich tool-chain support. Xilinx MicroBlaze and Altera Nios II come as optimized netlists of vendorspecific primitives. Hence, they are bound to the vendor's hardware and toolchains. Lattice Semiconductors LatticeMico32 core is licensed under an open intellectual property core license. It is available in synthesizable register transfer language and can be ported to any FPGA family. Other open-source processors such as LEON3 and OpenRISC 1200 are not optimized for any specific target technology and therefore have sub-optimal performance when implemented on a FPGA [11] . Ehliar et al. [5] introduce a processor architecture optimized for FPGA implementation. They implement a deep pipeline with limited forwarding to provide a high system clock frequency. Their design includes DSP functionality such as multiply-and-accumulate instructions. The processor can be clocked at a frequency as high as 357 MHz on a Xilinx Virtex 4, FPGA. The high clock speed comes at the cost of limited forwarding, missing caches, small register file, and limited address space. It is designed for DSP-like applications rather than general purpose computing. Our proposed architecture has none of the limitations of Ehliars design but is targeting general purpose computing rather than DSP applications.
Connors et al. introduce an architecture framework for predicated instructions in embedded systems [4] . It provides a total of 32 predicate registers on a processor with six functional units. Five bits out of the instruction word are used to encode predicated execution. Experimental results show that 40% of the total instructions can execute conditionally. In an architecture where all instructions are predicated, a large portion of the instructions does not need this encoded predicate operand. To overcome the code size expansion an instruction issue mechanism that supports both, predicated and non-predicated instructions is introduced. Tinuso does not support this technique since a variable instruction word length increases hardware complexity significantly.
ARM processors have an instruction set where the majority of all instructions are conditional. Instructions are executed depending on the value of processor flags. Instructions such as compare or subtract can set the processor flags. ARM provides the ARM Cortex-M1 core, a synthesizable processor designed specifically for FPGA implementation. It can be clocked at frequencies as high as 200MHz on Virtex 5 and Stratix III devices [2] . Conditional instructions in our Tinuso design are handled differently. Instructions are executed depending on the value of predicate registers. Any arithmetic or logical instruction can set these registers.
The Architecture of Tinuso
We argue for single-issue, in-order processors combined with superpipelining and predicated execution to increase instruction throughput of FPGA-based processor cores. To evaluate our design principles, we apply them when designing a new processor architecture,Tinuso.
Tinuso is a three-operand load-store architecture with a fixed instruction word length of 32-bits. Hence, there is a limited space for instruction encoding. Tinuso supports a total of 128 general purpose integer registers. To keep the number of instructions low, the integer pipeline only supports data types such as signed and unsigned 32-bit words. The architecture supports 32-bit load and store instructions only. To access shorter data types, shift and mask operations are used to extract the designated data from a 32-bit word. The reduced instruction set is generic and can support C and assembly language programming as well as other languages. The pipeline, with side-effects, is fully exposed to software. Thus, the compiler has to consider all types of hazards.
In the pipeline, instructions need to be fetched and decoded before a branch instruction can be identified and the branch target can be computed. In superpipelined processors the branch address is computed late in the pipeline. Hence, a number of successive instructions are fetched and processed in the pipeline until the branch target is known. These instructions are called branch delay slots and are executed regardless of whether the branch is taken or not. Compilers commonly try to fill these slots with instructions that would be executed before the branch if there were no delay slots. Since it is difficult to fill all branch delay slots with useful instructions often no-operation, NOP, instructions need to be inserted. The performance of a superpipelined processor with a large number of branch delay slots heavily depends on the efficiency with which branch instructions are implemented. To address this, Tinuso uses predicated instructions to reduce the frequency of branch instructions and to fill branch delay slots.
The Tinuso architecture provides predicated execution for all instructions. A predicated instruction is executed if a Boolean condition specified within the instruction itself is true, otherwise the instruction is annulled and has no effect. Conditions follow C semantics and are expressed as the Boolean interpretation of a predication register, optionally negated. The predication registers are an eight register subset of the general purpose integer registers. This means that the predication registers can be used as operands in any instruction.
Tinuso's use of predicated instructions allow for filling branch delay slots with instructions from before the branch, from the branch target, and from fall through. In addition, the use of predicated instructions will likely help to reduce the amount of branch instructions and thereby lower the total amount of branch delay slots of program code. Predicated instructions can also be used to selectively annul instructions in the branch delay slots.
Hardware Implementation
Our current VHDL implementation, Tinuso I, is a full implementation of the Tinuso architecture. It is designed according to the proposed design principles and includes a first level cache controller and an interface to an on-chip network. Tinuso I's eight stage pipeline is shown in Fig. 1 . Pipelined memory resources are provided by current state-of-the-art FPGAs. Tinuso uses this feature to implement pipelined caches and register file. Hence, two pipeline stages are used to fetch instructions from the instruction cache. To read from the register file or from data cache also requires two pipeline stages each. To let the processor take advantage of fast cache and register file access the execution stage is pipelined into two stages. Optionally, integer multiplier and barrel-shifter can be added. 
Forwarding
Forwarding in the pipeline is a vital technique to limit the number of datahazards by inherently moving results from a later pipeline stage to an earlier one. Missing forwarding logic in a deep integer pipeline, similar to Tinuso, causes a performance slowdown of almost a factor of two [1] . Tinuso requires forwarding from a total of six stages. Typically, a large multiplexer, placed in the execution stage selects among results from successive pipeline stages and register file. Such a cascaded multiplexer as well as interconnect delay of all forwarding paths would limit the clock frequency of Tinuso. Hence, we decided to pipeline the forwarding logic to avoid these limitations.
Current FPGAs typically utilize six-input LUTs that can be configured to implement a simple and reasonable fast 4:1 multiplexer. Our approach for a fast forwarding logic in the execution stages is twofold. First, we want to forward from adjacent pipeline stages to limit the interconnect delays. Second, we want to limit the forwarding multiplexer to a single four-input instance to keep the levels of hardware logic complexity low.
The proposed solution is illustrated in Fig. 2 . We placed a large multiplexer that selects among results from most pipeline stages in the register fetch stage. One input is connected to the instruction decode stage, this is necessary to handle immediate constants. This multiplexer is used to combine several forwarding paths. A priority encoder makes sure that this multiplexed forwarding path always carries the value of the most relevant forwarding source.
The execution stages contain two data paths. The arithmetic, add, execution path implements instructions such as addition, compare, load and store. Logic instructions are computed in a dedicated logic, log, execution path. The arithmetic path is time critical. Experiments showed that we attain the highest clock frequency when 20 bits of the 32-bit data word are computed in the first execution stage. Logic operations are pipelined in the same way to provide forwarding from the arithmetic path to the logic path and vice versa. While this approach Tinuso's forwarding implementation is characterized by:
-Forwarding from all pipeline stages is possible.
-The forwarding multiplexers in the execution stage connect to adjacent pipeline stages only. -In the time critical path of the execution stages, forwarding is implemented with a single four-input multiplexer only.
Memory Hierarchy
Tinuso utilizes a Harvard style memory hierarchy. We envision using an off-chip synchronous DRAM as main memory. Currently only L1 instruction and data caches are implemented. The cache block size is set to 32-bytes. Caches sizes and cache organization are chosen to match the memory resources found in modern FPGAs.
Clocking the pipeline at a frequency that is close to the maximum clock frequency of block RAMs requires that these memory elements use the optional output registers. As a consequence, a pipelined cache or register file access takes two clock cycles. A directly mapped cache organization was chosen. Directly mapped caches are very fast and can be directly implemented using the block RAMs. However, they also suffer from a relatively large number of collision misses.
The block RAM size in the Xilinx Virtex 5 family is 36 kilo bits. These memory blocks can be split into two independent 18 kilo bit block RAMs. The implemented caches consist of two relatively independent areas, one for data and one for address tags and status bits. We decided for a cache size of 16 kilo bit to ensure that the cache-data fits into one half of a block RAM and the corresponding cache-tags into the other half. Therefore, cache-data and cachetags are placed close together when the design is mapped to the FPGA.
The data cache uses a write back strategy to reduce the memory bandwidth, which is relevant for multicore platforms. On a data cache miss, the pipeline is flushed and restarted once the miss is resolved. There can only be one outstanding data cache miss at a time. On an instruction cache miss, the pipeline stalls until the miss is resolved.
Results
We evaluate the proposed design principles by comparing the performance of Tinuso I with current state-of-the-art synthesizable processors. First, we derive Tinuso I's maximum clock frequency and the required hardware resources for various FPGA families and compare it to a similar MicroBlaze configuration. Second, we evaluate Tinuso I's branch performance by measuring the code execution time of a set of integer micro-benchmarks and compare it to results of processor cores with different types of branch prediction.
Speed and Resources
The results for the Xilinx devices are based on Xilinx ISE 12.4 "place and route" report. The Quartus II tool-chain version 10.1 was used for Altera devices. Default synthesis and "place and route" settings are used for all FPGA families. In the Xilinx ISE tool-chain, the global optimization parameter in the "map properties" is set to "speed". The frequency measurements of the Altera devices are based on the Quartus II 85
• C model. Table 1a shows the maximum attainable clock frequency and the required hardware resources of a Tinuso I implementation for various FPGA families. The design includes first level instruction and data caches and a cache controller implementation. Table 1b shows hardware resource usage and clock frequency of Tinuso I and similar MicroBlaze configurations. To allow an unbiased comparison, we disabled the following features for MicroBlaze: exceptions, debugging infrastructure, divider, and pattern generator. The performance-optimized version of MicroBlaze with a 5-stage pipeline is used. Similar to Tinuso, MicroBlaze uses 16 kilo bit directly mapped caches implemented as block RAMs with a write-back strategy. Looking at the numbers of the configuration without the optional multiplier and barrel-shifter, we observe that Tinuso operates at a significantly higher clock frequency than MicroBlaze while consuming 35% less hardware resources.
The lower part of Table 1b shows hardware resource usage and clock frequency of a configuration with enabled multiplier and barrel-shifter. We notice that the Tinuso I configuration with multiplier and barrel-shifter has a lower clock frequency than the Tinuso-I without these optional features. Moreover, the hardware costs for multiplier and barrel-shifter are higher for Tinuso than for MicroBlaze. These additional hardware costs are mainly caused by the fully pipelined 32-bit by 32-bit multiplier. Intermediate results from the multiplier are passed over several pipeline stages. This is costly in terms of flip-flops. Our multiplier implementation is able to use the results from the first multiplier stage for forwarding. The barrel-shifter is not pipelined. This makes forwarding easier and does not restrict instruction scheduling. The large number of cascaded multiplexers that are used to implement the barrel-shifter limit the clock frequency of the design. We conclude that aggressive pipelining is very effective for the processor core in terms of clock frequency and hardware resource usage. Extending the processor core with our fast multiplier and barrel-shifter implementation does not scale well.
Branch Performance Study
The results in Table 1 show that Tinuso takes advantage of its deep pipeline in terms of clock frequency and resources. Superpipelined architectures where branches are resolved late in the pipeline have a high branch penalty. The performance of a processor architecture greatly depends on its ability to reduce the branch penalty. To evaluate Tinuso's branch performance we compare the execution time of a set of micro-benchmarks to similar processor configurations.
There are major differences in the way processors minimize the negative effects of branching. We decided to compare Tinuso I with Xilinx MicroBlaze 8.00b, MB8, and LatticeMico32, LM32. Tinuso uses predicated instructions to circumvent costly pipeline stalls due to branches. MicroBlaze utilizes dynamic branch prediction implemented with a branch target buffer [12] . It removes the average branch penalty for loops with a large number of iterations. LatticeMico32 supports static branch prediction only. Branches are always predicted as not taken.
SPEC CPU2006 benchmarks typically consist of 8-25% branch instructions, 14-41% load instructions and 5-18% store instructions [3] . Hence, the performance of SPEC benchmarks greatly depend on the performance of the memory hierarchy and branch prediction. To evaluate branch performance, we decided on micro-benchmarks that are independent of the memory hierarchy and show a high percentage of branch instructions. Hence, program and data are loaded into the caches in advance and a processor configuration without multiplier and barrel-shifter was chosen.
Experimental setup. We measure the number of clock cycles each processor requires to execute the benchmarks. To allow an unbiased comparison among the three processor cores, both MB8 and LM32 are configured to match Tinuso I. The LM32 processor includes a barrel-shifter since its configuration tool-chain does not allow disabling it. MB8 and LM32 tool-chains come with a port of GNU Compiler Collection, GCC. The highest compiler optimization level, -O3, is used. There is no operational C compiler for the Tinuso architecture available yet. Hence, we used the assembler output of the Xilinx GCC port as a starting point and manually adapted the code to match the Tinuso instruction set architecture. Loop unrolling optimization is not applied. This method effectively reduces the number of branches. Thus, it is not suited for the intended evaluation of Tinuso's approach to avoid branches by making use of predicated instructions.
The data type of all variables in all benchmarks is set to unsigned 32-bit integer. Even though Xilinx and Lattice tool-chains both use the GCC compiler, in some cases the quality of the generated executable code varies significantly. For that reason the GCD application for the LM32 is written in assembler to ensure an unbiased comparison. We added counters to the processor configurations to record the number of clock cycles used to execute the benchmarks. The overhead to trigger the counter is subtracted from the results.
GCD.
The algorithm to determine the greatest common divisor,GCD, consists of a while loop, an if-then-else statement and two arithmetic operations where one operand is subtracted from the other or vice versa. We decided for an operand pair that leads to a total of 500 iterations.
RSA encryption. The Rivest, Shamir and Adleman, RSA, encryption algorithm includes a multiplication and a modulo operation. Again, integer multiplier and divider are disabled on all of the three processors. Hence, the multiplication and the modulo operation are implemented with loops. A prime number pair of 37 and 3713 was chosen to yield a high number of iterations.
Fibonacci. The Fibonacci algorithm is implemented without recursive function calls. The 40th Fibonacci number is computed. The structures of Fibonacci and GCD algorithms are comparable. However, the number of branches in this benchmark is lower and there are slightly more arithmetic instructions within the loops.
Binary search. The binary search algorithm locates the position of an item in a sorted array. Again, this array is loaded into the data cache before starting the benchmark to avoid a high number of data cache misses. An array size of 512 items is used. Fig. 3 shows the relative performance of the three processors with normalized clock frequency. For the GCD benchmark, 50% of the instructions that MB8 and LM32 execute are branches. Moreover, in almost all iterations branches have the same direction. Hence, dynamic branch prediction provides a substantial boost in code execution performance. Tinuso leverages predicated instructions to implement if-then-else statements without using branch instructions. However, the loop iterations do not contain instructions enough that Tinuso can fill all branch delay slots. Branches are very expensive in the LM32 architecture. It takes four clock cycles to execute a taken branch [8] . Thus, the LM32 requires the most clock cycles to execute this benchmark. Again, due to the high number of iterations of the RSA benchmark, dynamic branch prediction plays a vital role. The LM32 configuration includes a barrel-shifter that efficiently implement multiplications used in the RSA benchmark. Hence, the LM32 performs best on this benchmark. The number of executed branches for the Fibonacci benchmark is lower than for GCD algorithm. Hence, the deviation in performance among the three processors is lower than for the GCD benchmark. Compared to the previous benchmarks, the main loop in the binary search algorithm contains more instructions. That allows Tinuso to fill the branch delay slots and to utilize predicated instructions effectively. Consequentially, Tinuso reaches the highest performance for this benchmark. We observe that MicroBlaze performs best due to dynamic branch prediction. Some loop iterations do not contain instructions enough that Tinuso can fill all branch delay slots. Hence, Tinuso requires more clock cycles to execute these benchmarks than MicroBlaze. Nevertheless, Tinuso's predicated instructions allow for higher instruction level parallelism than LatticeMico32 where branches cause pipeline stalls
To calculate the execution time of each benchmark, we scale the measured number of clock cycles, used to execute the benchmarks, with the processor's maximum clock frequency. We use the clock frequencies from Table 1 for Virtex 6 devices. LatticeMico32's product brief states a maximum clock frequency of 115
MHz when implemented on a Lattice ECP3 FPGA [9] . Since it is difficult to compare designs on FPGA families from different vendors and due to the fact that Lattice ECP3 FPGAs are significantly slower than Xilinx Virtex 6 devices, we do not include the LM32 in this study.
As seen from Fig. 3 , Tinuso executes all benchmarks faster than MicroBlaze. Tinuso's high clock frequency allow for significantly better performance. Even on benchmarks where dynamic branch prediction has a big impact such as GCD, Tinuso performs best. The arithmetic average of the four benchmarks shows that Tinuso executes the benchmarks 38% faster than MicroBlaze. Tinuso's predicated instructions are an efficient way to circumvent costly pipeline stalls. This approach can allow for a higher instruction level parallelism than conventional approaches where branches cause pipeline stalls.
Conclusion
In this paper, we proposed and evaluated design principles to increase instruction throughput of FPGA-based processor cores. We propose the use of simple single-issue, in-order processors combined with superpipelining and predicated execution. We argue that the pipeline should be fully exposed to software. We applied these principles when we designed the new processor architecture, Tinuso. Our current VHDL implementation makes use of pipelined RAMs found in modern FPGAs to implement fast caches and a fast register file. To attain highest clock frequency we pipelined the execution stage and designed a full forwarding mechanism that effectively minimizes the logic in the time critical path of the design.
Tinuso takes advantage of its deep pipeline. We measured clock frequencies as high as 376 MHz on current FPGAs. It is also effective in terms of hardware resources: A basic Tinuso implementation consumes 35% less area than an equivalent MicroBlaze configuration. We extended Tinuso with a fast multiplier and barrel-shifter implementation and observed that this is very expensive in terms of hardware resources.
The high clock frequency of a superpipelined processor comes at the cost of a high number of branch delay slots. We leverage predicated instructions to improve branch performance. We evaluate Tinuso's performance with a set of numerical and search-based micro-benchmarks and compared it to current stateof-the-art soft-core processors. We achieve an average performance improvement of 38% over a similar MicroBlaze configuration.
We show that a superpipelined processor exploits the FPGAs architecture better than the classical 5-stage RISC pipeline. We demonstrate that our predicated instruction set architecture allow for higher instruction level parallelism than conventional approaches where branches cause pipeline stalls. We reach a higher performance while utilizing fewer resources than current commercial processor cores. Hence, the proposed design principles allow next-generation synthesizable processor cores to become more competitive.
